

ADSP-219x

DSP Instruction Set Reference

First Edition, October 2000

Part Number
82-000390-07

Analog Devices, Inc.
Digital Signal Processor Division
One Technology Way
Norwood, Mass. 02062-9106



Copyright Information

©1996–2000 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written consent from Analog Devices, Inc.

Printed in the USA.

Disclaimer

Analog Devices, Inc. reserves the right to change this product without prior notice. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under the patent rights of Analog Devices, Inc.

Trademark and Service Mark Notice

The Analog Devices logo, SHARC, the SHARC logo, VisualDSP, the VisualDSP logo, EZ-ICE, and EZ-LAB are registered trademarks; and TigerSHARC, the White Mountain logo, Apex-ICE, Mountain-ICE, Mountain-ICE/WS, Summit-ICE, Trek-ICE, Vista-ICE, and The DSP Collaborative are trademarks of Analog Devices, Inc.

Microsoft and Windows are registered trademarks and Windows NT is a trademark of Microsoft Corporation.

Adobe and Acrobat are registered trademarks of Adobe Corporation.

All other brand and product names are trademarks or service marks of their respective owners.

CONTENTS

INTRODUCTION

Purpose	1-1
Audience	1-1
Contents Overview	1-2
Development Tools	1-3
For More Information About Analog Products	1-6
For Technical or Customer Support	1-6
What's New in This Manual	1-7
Related Documents	1-7
Conventions	1-8

INSTRUCTION SET SUMMARY

Core Registers Summary	2-3
Arithmetic Status (ASTAT) Register	2-5
Condition Code (CCODE) Register	2-6
Interrupt Control (ICNTL) Register	2-8
Interrupt Mask (IMASK) & Latch (IRPTL) Registers	2-10
Mode Status (MSTAT) Register	2-11
Stack Status (SSTAT) Register	2-14

CONTENTS

Condition Codes Summary	2-15
Instruction Summary	2-17
ALU Instructions	2-19
Multiplier Instructions	2-20
Shifter Instructions	2-21
Data Move Instructions	2-22
Program Flow Instructions	2-23
Multifunction Instructions	2-24

ALU INSTRUCTIONS

Input Registers	3-2
Output Registers	3-2
Constants	3-3
ALU Mode Control	3-4
ALU Status Flags	3-4
Add/Add with Carry	3-5
Subtract X–Y/Subtract X–Y with Borrow	3-8
Subtract Y–X/Subtract Y–X with Borrow	3-12
Bitwise Logic: AND, OR, XOR	3-15
Bit Manipulation: TSTBIT, SETBIT, CLRBIT, TGLBIT	3-18
Clear: PASS	3-20
Negate: NOT	3-23
Absolute Value: ABS	3-26
Increment	3-29
Decrement	3-32

Divide Primitives: DIVS and DIVQ 3-35
 Generate ALU Status Only: NONE 3-44

MAC INSTRUCTIONS

MAC Input Registers 4-2
 MAC Output Registers 4-2
 Data Format Options 4-3
 Status Flags 4-7
 Multiply 4-8
 Multiply with Cumulative Add 4-11
 Multiply with Cumulative Subtract 4-14
 MAC Clear 4-17
 MAC Round/Transfer 4-19
 MAC Saturate 4-21
 Generate MAC Status Only: NONE 4-24

SHIFTER INSTRUCTIONS

Shifter Registers 5-2
 Shifter Instruction Options 5-3
 Shifter Status Flags 5-5
 Arithmetic Shift 5-6
 Arithmetic Shift Immediate 5-8
 Logical Shift 5-10
 Logical Shift Immediate 5-12
 Normalize 5-14

CONTENTS

Normalize Immediate	5-17
Exponent Derive	5-20
Exponent (Block) Adjust	5-23
Denormalization	5-26

MULTIFUNCTION INSTRUCTIONS

Order of Execution of Multifunction Operations	6-2
Compute with Dual Memory Read	6-3
Dual Memory Read	6-7
Compute with Memory Read	6-10
Compute with Memory Write	6-14
Compute with Register to Register Move	6-18

DATA MOVE INSTRUCTIONS

Core Registers	7-2
PX Register	7-4
DAG Registers	7-6
Register Load Latencies	7-9
Data Addressing Methods	7-12
Register to Register Move	7-22
Direct Memory Read/Write—Immediate Address	7-24
Direct Register Load	7-27
Indirect 16-bit Memory Read/Write—postmodify	7-30
Indirect 16-bit Memory Read/Write—premodify	7-34
Indirect 24-bit Memory Read/Write—postmodify	7-37

Indirect 24-bit Memory Read/Write—premodify	7-41
Indirect DAG Register Write (premodify or postmodify), with DAG Register Move	7-45
Indirect Memory Read/Write—immediate postmodify	7-49
Indirect Memory Read/Write—immediate premodify	7-52
Indirect 16-bit Memory Write—immediate data	7-55
Indirect 24-bit Memory Write—immediate data	7-57
External IO Port Read/Write	7-59
System Control Register Read/Write	7-61
Modify Address Register—indirect	7-63
Modify Address Register—direct	7-65

PROGRAM FLOW INSTRUCTIONS

Conditions	8-2
Counter-Based Conditions	8-3
CCODE Register	8-4
MSTAT Mode Control Register	8-4
Branch Options	8-5
Addressing Branch Targets	8-6
Stacks	8-7
Stack Status Flags	8-12
Interrupts	8-13
Application Performance	8-17
DO UNTIL (PC relative)	8-22
Direct JUMP (PC relative)	8-27

CONTENTS

CALL (PC relative)	8-30
JUMP (PC relative)	8-34
Long CALL	8-37
Long JUMP	8-40
Indirect CALL	8-42
Indirect JUMP	8-45
Return from Interrupt	8-48
Return from Subroutine	8-52
PUSH or POP Stacks	8-55
FLUSH CACHE	8-61
Set Interrupt	8-62
Clear Interrupt	8-64
No Operation	8-66
Idle	8-67
Mode Control	8-69

INSTRUCTION OPCODES

Opcode Mnemonics	9-1
Opcode Definitions	9-20
Type 1: Compute DregX«...DM DregY«...PM	9-21
Type 3: Dreg/Ireg/Mreg «...» DM/PM	9-22
Type 4: Compute Dreg «...» DM/PM	9-23
Type 6: Dreg «... Data16	9-24
Type 7: Reg1/2 «... Data16	9-25

Type 8: Compute Dreg1 «...» Dreg2	9-26
Type 9: Compute	9-27
Type 9a: Compute	9-30
Type 10: Direct Jump	9-32
Type 10a: Direct Jump/Call	9-33
Type 11: Do ... Until	9-34
Type 12: Shift Dreg «...» DM/PM	9-35
Type 14: Shift Dreg1 «...» Dreg2	9-36
Type 15: Shift Data8	9-37
Type 16: Shift Reg0	9-38
Type 17: Any Reg «...» Any Reg	9-39
Type 18: Mode Change	9-40
Type 19: Indirect Jump/Call	9-41
Type 20: Return	9-42
Type 21: Modify DagI	9-43
Type 21a: Modify DagI	9-44
Type 22: DM/PM «...» Data16	9-45
Type 22a: DM/PM «...» Data24	9-46
Type 23: Divide primitive, DIVQ	9-47
Type 24: Divide primitive, DIVS	9-48
Type 25: Saturate	9-49
Type 26: Push/Pop/Cache	9-50
Type 29: Dreg «...» DM	9-51

Type 30: NOP	9-52
Type 31: Idle	9-53
Type 32: Any Reg «...» PM/DM	9-54
Type 32a: DM«...»DAG Reg DAG Reg«...»Ireg	9-55
Type 33: Reg3 «...» Data12	9-56
Type 34: Dreg «...» IOreg	9-57
Type 35: Dreg «...»Sreg	9-58
Type 36: Long Jump/Call	9-59
Type 37: Interrupt	9-60

INDEX